| Smart CMOS Focal Plane Arrays: A Si CMOS Detector Array and Sigma–Delta Analog-to-Digital Converter Imaging System (2008) | |||||||||||||
Abstract | |||||||||||||
| Abstract—This paper evaluates the potential for the real-time utilization of high frame rate image sequences using a fully parallel readout system. Multiple readout architectures for high frame rate imaging are compared. The application domain for a fully parallel readout system is identified, and the design for a fully parallel, monolithically integrated smart CMOS focal plane array is presented. This focal plane image processing chip, with an 8 2 8 array of Si CMOS detectors each of which have a dedicated on-chip current input first-order sigma–delta analogto-digital converter front end, has been fabricated, and test results for uniformity and linearity are presented. Index Terms—Imaging, smart focal plane array. I. | |||||||||||||
Details der Publikation | |||||||||||||
| |||||||||||||