Delay 25 an ASIC for timing adjustment in LHC (2005)
Furtado, H., Schrader, J.H.R., Marchioro, A., Moreira, P.
A five channel programmable delay line ASIC was designed featuring 4 channels that allow to phase delay periodic or non-periodic digital signals and a master channel that can be used to phase delay a...